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Abstract: A multicarrier demodulator (MCD) 
suitable for advanced digital satellite communica- 
tions is presented. This system permits the direct 
interfacing of FDMA and TDM communication 
links by using digital signal processing techniques. 
Two main functions are implemented by an 
MCD : demultiplexing and demodulation. We 
focus here only on a digital implementation of an 
MCD with a view to achieving flexibility, better 
performance and suitability for VLSI. 
The demultiplexer is implemented according to 
a per-channel structure based on an analytic 
signal method that allows a highly modular and 
flexible implementation to be achieved. This 
approach permits a certain degree of integration 
of the demultiplexer and demodulator functions. 
In the proposed MCD scheme the receiver pulse- 
shaping filter can be integrated in the demulti- 
plexer structure, thus lowering the overall 
implementation complexity. Coherent demodu- 
lation is used to reduce the signal-to-noise ratio 
required to achieve a specified bit error rate and is 
carried out using the maximum likelihood (ML) 
estimation method. A maximum U posteriori prob- 
ability (MAP) method is used to jointly estimate 
the carrier phase and bit timing of the received 
signal. The digital architecture of the proposed 
MCD can be adapted to different digital modula- 
tion techniques. However, we focus here on the 
application for QPSK signals, since this modula- 
tion scheme is of interest in digital satellite com- 
munications. A theoretical analysis and computer 
simulations are performed in order to evaluate the 
performance degradation of the proposed MCD, 
including the finite arithmetic implementation. 
1 Introduction 
Digital communication systems will play a key role in the 
development and establishment of the new and value- 
added services of future advanced communication net- 
works. Digital transmission will be employed in areas 
that traditionally have been, and still are, the domain of 
analogue transmission, such as radio-relay links and 
satellite communication systems. Efficient and cost- 
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effective solutions require new approaches and imple- 
mentations for both the transmission part (e.g. new 
coding/modulation schemes) and the communication 
system architecture. For example, in the past, satellites 
have operated using analogue modulation of the carrier, 
and access to the satellite was achieved with frequency- 
division multiple access (FDMA). The satellite simply 
translated the carrier frequency and retransmitted the 
signal in a wide beam covering a large geographical area. 
Today, new systems employ time-division multiple access 
(TDMA), new efficient modulation techniques, multiple- 
beam antennas, and onboard processing for higher 
system efficiency. 
Onboard signal processing offers advantages for satel- 
lite communication systems. A typical and interesting 
feature is the separation of uplinks and downlinks, thus 
allowing their separate and independent optimisation. 
Regenerative satellites allow different modulation and 
multiple-access schemes to be employed in the uplinks 
and the downlinks; for example, uplink random access 
and downlink TDMA techniques can be envisaged [l]. 
Alternatively, in many applications, such as mobile or 
fixed communications services, the use of uplink fre- 
quency division multiple access (FDMA) techniques (with 
the inherently low-cost earth stations) and downlink 
TDMA techniques (that can fully exploit the satellite 
transponder output power without intermodulation 
distortion) is an attractive solution. The feasibility of this 
approach, however, depends on efficient means for trans- 
lating between the two multiple-access formats onboard 
the satellite. The onboard system implementation com- 
plexity (including the VLSI design) and power consump- 
tion are, of course, of primary concern. The onboard 
processing system receives an input FDMA signal and 
supplies an output to interface the TDMA or TDM 
links; therefore it must separate each individual radio 
channel, demodulate it and switch it correctly to the 
appropriate downlink channel. An appropriate name for 
an onboard processing system performing the first two 
operations is ‘multicarrier demodulator’ (MCD). TWO 
main functions are implemented by a MCD: demultiplex- 
ing and demodulation. 
The focus here is only on a digital implementation of 
an MCD because it offers several advantages, such as 
flexibility, VLSI integrability and better efficiency. The 
operation of the demultiplexer is to separate the individ- 
ual input FDMA channels and to supply each of them to 
a demodulator input for the appropriate down- 
conversion to baseband. Therefore, in principle its oper- 
ation corresponds to a bank of bandpass filters followed 
by a down-converter. The down-conversion can be 
implemented digitally by a frequency-sampling reduction 
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(i.e. decimation operation). However, direct implementa- 
tion of a bank of digital filters is not the most convenient 
solution. This paper describes an efficient approach to 
the digital implementation of a demultiplexer, based on 
the analytic signal method [2]. This method fully exploits 
the properties of the analytic signal and employs the 
tools offered by digital signal processing techniques to 
implement a demultiplexer that is modular, efficient, flex- 
ible, of relatively low-complexity and suitable for VLSI 
integration. 
Coherent demodulation is usually employed in satel- 
lite communication to achieve the required bit error rate 
(i.e. to lo-') with an acceptable signal-to-noise 
ratio. The performance of a coherent demodulator 
depends rather critically on the design of the synchro- 
nisation circuit employed to estimate the received-carrier 
phase and bit synchronisation reference from the received 
signal. Carrier recovery can be achieved in different ways, 
e.g. using the Mth-power method or with the Costas loop 
and decision-directed feedback circuit. With A4 = 2, the 
Mth-power method is known as a squaring loop [3]. 
Clock recovery is usually achieved by performing a non- 
linear operation on the received signal. This is because 
the signal does not contain discrete spectral lines at the 
clock frequency [3]. Clock recovery can occur sub- 
sequent to or coincident with carrier recovery. In the 
former case, the recovery circuits operate on the demodu- 
lated (not necessarily detected) baseband waveform, 
whereas, in the latter situation, circuits operate directly 
on the modulated carrier signal. In this paper a 
maximum Q posteriori probability (MAP) method is used 
to jointly estimate the parameters that require synchro- 
nisation. In particular, it will be shown that, by a suitable 
choice of the architecture of the digital coherent receiver, 
the ML demodulator can be easily integrated with the 
joint carrier and clock recovery circuit. The digital archi- 
tecture of the receiver can be adapted to different digital 
modulation techniques. However. we focus here only on 
the application for QPSK signals, since this modulation 
scheme is of interest in satellite digital communications. 
The MCD system described in this paper represents a 
complete solution for a processing system interfacing 
FDMA and TDM links. In particular, its design has been 
carried out with a view to its possible implementation by 
means of custom-VLSI digital circuits. 
2 Demultiplexer* 
Demultiplexing of an FDM signal can be performed fol- 
lowing two basic approaches: block methods and non- 
block methods. We focus here only on nonblock methods 
and, in particular, the analytic signal approach [2] is 
considered. This approach is a per-channel method that 
avoids using a digital product modulator or a block pro- 
cessor. It has the specific feature of relaxing the filter spe- 
cifications, thus achieving a lower implementation 
complexity with respect to other per-channel approaches. 
Further, the analytic signal approach leads directly to a 
per-channel and highly modular structure; this structure 
is directly matched to the per-channel implementation of 
the demodulators. Another advantage of the analytic 
signal approach is its high flexibility: in contrast to other 
methods, where some specific application would benefit 
from unequal channel bandwidths, the analytic signal 
structure could vary on demand the bandwidth assigned 
to each channel, simply by switching to a suitable new set 
of demultiplexer parameters. The principle of operation 
of the analytic signal method is illustrated in Reference 2 
and will be briefly recalled in the following. The structure 
of a demultiplexer according to the analytic signal 





Fig. 1 Block diagram of demultiplexer using the analytic signal 
approach 
channel is considered. It must be noted that the imple- 
mentation is the same for all channels. The FDMA input 
signal, after appropriate analogue down-conversion to a 
low-frequency range, is sampled according to the sam- 
pling theorem [SI at the high-rate frequency f. = 1/T, 
and processed to obtain N ,  TDM digital signals, each 
sampled at the low-rate frequencyf, = 1/&, N ,  being the 
number of multiplexed channels. In Fig. 1, H i ( f T , )  and 
Hi( fT , )  represent the conjugate symmetric and anti- 
symmetric parts, respectively, of the high-rate complex 
bandpass filter Hxfiq). This complex filter can be 
regarded as a frequency translated version of a lowpass 
prototype H(fT,)  such that [2] 
Hi(fT,)  = H i ( f T , )  + j H i ( f T , )  
= f l2s ( f -  i w  - W/2)T,] (1) 
where W is the channel spacing. In the same figure, 
G d f q )  and G;( f&)  represent the conjugate symmetric 
and antisymmetric parts, respectively, of the complex 
low-rate filter GAfT,) which can be defined as [2] 
ci(fTd) = Gi(fTd) +jGKf&) 
= C{[f-(-l)'W/2]T,} (2) 
Thus, each filter GdfT,) is related, according to eqn. 2, to 
a lowpass prototype. It can be noted from eqn. 2 that the 
number of different filters Gi(J&) is actually two: one for 
the odd channels and the other for the even channels. 
The principle of operation of the analytic signal 
method is shown in Fig. 2. The input FDM signal (Fig. 
2a) is filtered by Hi(fT,)  (where i = 0, 1, . . . , N ,  - 1 is the 
channel index) which is ideally defined as 
!fd/2 < f < ( i  + 1)fd/2 
(3) 
undefined, (i - l)fd/2 < f < qd/2 
H i ( f q )  = undefined, (i + l)f,/2 <f< ( i  + 2)fd/2 
in the frequency band [0 tofJ21 and is periodic with a 
frequency period fu. The frequency response is sketched 
in Figs. 2b and 2c for the odd and even channels, respec- 
tively. The filter output is a sampled analytic signal si(n7J 
at the sampling ratef. which can be expressed in the fre- 
quency domain as 
1: elsewhere 
(4) 
* In accordance with usual signal theory, in the following the argu- The 'pectrum ' 4 f K )  is shown in Figs' 2d and 2e' The 
ments of frequency domain quantities are considered as the exponents 
of complex exponentials, e.g. S(fT,,)  means S(exp [jZnfTJ). 
sampling frequency of the signal sXnT.) is reduced by the 
factor N ,  to produce the complex lowpass signal u,(n&) 
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U FDM input signal 
h and c krcquency response of the high-rate channel filter 
d and e Spectra of the filtered FDM signal 
f and g Spectra of the complex signal obtained by decimation over N, : 
h and i Frequency response of the lowpass prototype 
j Frequency response of related lowpass prototype filter 
k and I Spectra of the complex demultiplexed signal 
m and n Recovered baseband rpectra 
Frequency demultiplexing b y  rhe analytic signal merhod 
with 
k ,  = i / 2 +  [l -(-1y]/4, k ,  = k ,  +(-1)' 
The frequency spectrum of this complex lowpass signal 
is sketched in Figs. 2f and 29 for the odd and even chan- 
nels, respectively. Its baseband (i.e. the range for which 
the frequency magnitude is not greater than half the sam- 
pling frequency) extends tofJ2. 
The complex signal y,(nT,) whose real part is related to 
the desired demultiplexed digital signal is given, in the 
frequency domain, by 
The ideal frequency response for the filters G i ( f T d )  is 
sketched in Figs. 2h and 2i for i odd and even, respec- 
tively. It is now clear that they are related, according to 
eqn. 2, to a lowpass prototype filter G ( f T , )  with a fre- 
quency response shown in Fig. 2j. Finally, the real digital 
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signal translated to baseband can be expressed as: 
yXnT,) = Re Cyi(nT,)I 
I'i(fq) = + c y i ( f T d )  + V(-fTd)l (7) 
where * denotes the complex conjugation operator. 
the spectral inversion for the odd channels, is 
The output from the demultiplexer, taking in account 
Xi(fTd) = UfTd + i/2) 
= ( l / N , ) S ( f T ,  + i/2) 
X [ f f i ( fTd  f i/Z)G,(fTd + i /2) 
- H x  f + i/2)GI( f T, + i/2)] (8) 
Eqn. 8 represents the signal of the ith channel correctly 
translated to the baseband and sampled at the low sam- 
pling frequency, as shown in Figs. 2m and 2n. 
In order to justify the choice of the analytic signal 
approach, it can be pointed out that this method permits 
a certain degree of integration of the demultiplexer and 
demodulator functions. In particular, the pulse-shaping 
filter, which is generally used to reduce the effects of noise 
at the receiver and to avoid intersymbol interference (ISI) 
at the detection instant, can be implemented by the 
cascade of the two digital filters Hi(fT,)  and Gi(fG). The 
high-rate filter H i ( f x )  is essentially a bandpass filter, and 
thus the desired pulse-shaping function can be imple- 
mented by the low-rate filter Gi(f&). For example, it will 
be shown later that a 40% cosine rolloff-factor pulse- 
shaping filter [3], equally shared between the transmitter 
and receiver, can be easily integrated in the demultiplex- 
er, thus lowering the overall implementation complexity. 
However, in the following we mainly consider the case in 
which the low-rate filter is a lowpass filter without pulse- 
shaping. An interesting feature of the implementation 
structure shown in Fig. 1 is that only processing of real 
quantities is required. Moreover, the illustration of the 
frequency dechannelisation performed by the analytic 
signal method (Fig. 2) has been outlined on the basis of 
ideal filtering masks. Indeed, in real applications there 
are nonzero transition bands for the filters Gi(fT,) and 
transition bands wider than W for the filters H , ( f T ,  12, 
41. This opportunity gives rise to more relaxed filter spe- 
cifications and thus reduces the overall system complex- 
ity. The overall number of multiplications required per 
input channel and per second can be estimated as a func- 
tion of the channel spacing W ,  the number of channels 
N ,  and the filtering bandwidth B as [4] 
M = K W 2 [ W ( N ,  + 4) - 2B(N, + 2) ] /  
[(W - B)(W - 28)I (9) 
where K is given by 
K = - 2  l0g,,[56~6~]/3 
The terms 6, and 6, denote the overall acceptable inband 
and out-of-band ripples, respectively, derived according 
to given system specifications. A detailed description of 
the filter design procedure is reported in Reference 4. It 
follows from eqn. 9 that for specified values of B and N ,  
an optimum value for the channel spacing WO can be 
found in order to achieve the lowest M .  However, taking 
into account that, for the subsequent demodulation oper- 
ation an integral number of samples per symbol is conve- 
nient, the suboptimum value of W closest to WO is 
generally used. 
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3 Effects of finite arithmetic implementation 
The implementation of a digital signal processing system 
necessarily requires a finite arithmetic. Although it is pos- 
sible to conceive and actually to implement floating-point 
arithmetic for digital signal processing systems, it is con- 
sidered that fixed-point arithmetic implementation will 
still represent the most convenient solution in the foresee- 
able future. Thus, we consider here only the effects of a 
fixed-point finite arithmetic implementation. The error 
sourccs due to the finite length of the digital registers are: 
(U) quantisation of the input signal; (h) quantisation of 
the filter coeficients; and (c) rounding of the multiplica- 
tion operations. For the first source of error, the sampled 
input signal is quantised in amplitude in order to be rep- 
resented by a set of numbers in binary form. We suppose 
that the input signal will be modelled as a random 
Gaussian signal. This assumption arises from the con- 
sideration that the input FDMA signal is the sum of 
several independent signals. With this hypothesis the 
signal-to-quantisation noise ratio SNR,  can be expressed 
in decibels as [SI 
(SNRJ,,  = 6.02bq - 7.27 dB (11) 
where b, is the number of bits employed for the quantisa- 
tion of the input signal. We suppose that automatic gain 
control (AGC) is used to constrain the input signal of the 
analogue-to-digital converter (A/D) within the range 1. 
Further, we shall assume that the output signal from any 
filter is in the range & I .  This can be guaranteed by a 
suitable scaling of the digital filter coefficients (included 
in the filter design and implementation). For the second 
source of error, the minimum word length of the filter 
coefficients is determined by computer rounding to guar- 
antee that they still satisfy the required filtering specifi- 
cations. For the third source of error it is assumed that a 
FIR implementation is the most suitable one for the 
digital filters of Fig. 1. A FIR filter implemented by P 
multiplications, each rounded to b, bits, produces an 
output noise error with a mean power equal to that 
introduced by an output quantisation to ha bits, accord- 
ing to 
p2-Zbm/3 = 2-2b0/3 (12) 
Let us suppose that we have determined (through analy- 
tic or simulation tools) the number of bits b, required for 
the output signal quantisation to achieve some specified 
performance, then the number of bits h, for the multipli- 
cation roundings inside the filter is determined [2,  4, 51 
as 
h, = h, + ((b,P)/2) (13) 
where (x) denotes the minimum integer greater than or 
equal to x. The block diagram of the demultiplexer 
according to the analytic signal approach and including 
the multiplication rounding model previously described 
is shown in Fig. 3. In this Figure, Si  denotes the power of 
Fig. 3 Finite precisiun implementation uf demultiplexer 
the input FDM signal assumed uniformly distributed 
among N ,  channels, N i  is the mean noise power intro- 
duced in the uplink and N ,  is the quantisation noise 
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power due to the input A/D conversion, both supposed 
white, Gaussian and uniformly distributed among the N ,  
channels. The term S,/2 represents the power of the 
signals at the output of the filters HXfT,) ,  H i ( fT , )  and 
also at the output of the filters GAfT,), G;(fT,,) under the 
assumption that they are of the all-pass typc. In the same 
Figure, S, is the power of the signal at the ith output of 
the demultiplexer, N ,  is the overall noise power for each 
demultiplexer output, which will be defined in the follow- 
ing, and N , ,  denotes the noise power due to the finite 
arithmetic implementation of the filters Hi(fTJ, Hi( fT , )  
and to the quantisation of their outputs at b,, bits. In the 
same way, N , ,  represents the power of the noise intro- 
duced by the finite arithmetic implementation of the 
filters G,(fT,), GXfT,) and quantisation of their outputs 
at b,, bits. To evaluate the signal-to-noise ratio &IN, at 
each demultiplexer output, in addition to the contribu- 
tions previously considered, the effects of the decimation 
process must also be included. The decimation process 
gives rise to a noise contribution at each demultiplexer 
output independent of the other disturbances with mean 
power given by [4] 
N ,  = S, 6: (14) 
where 6, is the maximum acceptable out-of-band ripple. 
It can be noted that eqn. 14 is derived according to a 
worst-case analysis and assuming N ,  % 1, (out-of-band 
ripple constant in the filtering bandwidth and equal to its 
maximum value h2) [4]. 
Now, under the hypothesis that the filters G,(f&), 
CXfT,,) are of the all-pass type, by setting N ,  = N,, 
+ N,, and assuming N , ,  = N,,  (equal quantisation bits 
at the output of the high-rate and low-rate digital filters), 
the demultiplexer output is found to be given by 
N ,  = NiJN, + N,/N,  + Si6: + 2 N ,  (15) 
Thus, the signal-to-noise ratio at each demultiplexer 
output is [4] 
(S,IN,) = C(Su”i) - + ( s i /N, ) -  
+ 2(Si/N,)-’ + N,63] - ’  (16) 
where we have assumed S, = SJN,  . Thus, the finite arith- 
metic wordlengths at each point of the demultiplexer 
structure can be determined in order to introduce an 
overall degradation with respect to the input signal-to- 
noise ratio smaller than a specified value. 
4 M A P  synchronisation and M L  demodulation 
The use of digital signal processing for the implementa- 
tion of a QPSK coherent demodulator is now considered. 
The proposed digital receiver integrates the operations of 
the carrier and clock recovery with the coherent demodu- 
lation. A maximum U posteriori probability (MAP) cri- 
terion [6, 71 is used to simultaneously estimate the 
parameters necessary for synchronisation. A suitable 
approach to a digital implementation of a joint carrier 
and clock recovery circuit is described in Reference 8. In 
particular, it is shown that, by a suitable choice of the 
architecture of the digital receiver, the coherent demodu- 
lator can be easily integrated in the joint carrier and 
clock recovery circuit. Here we specifically base the 
MCD demodulator on the method and results described 
in Reference 8. The overall number of multiplications and 
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additions required are 
M ,  = 2(L + 1)(M + 4) 
multiplications/symbol 
s, = (L + 1)(2M + 1) + 3L + 1 
additions/symbol (17) 
where L + 1 is the number of symbols used to perform 
synchronisation and M is the number of samples per 
symbol. An important result is that the performance of 
the joint carrier and clock recovery circuit with inte- 
grated coherent demodulation depends basically only on 
the carrier phase error. Indeed, by considering a rec- 
tangular pulse shape for the QPSK signal, it is evident 
that the coherent demodulation of the received symbol 
depends only on the correct selection of groups of 
samples that belong to the same symbol and does not 
depend on the position of these samples relative to the 
symbol interval. In other words, the clock timing 
recovery operation consists in this case in the correct par- 
titioning of the received samples into sets of M samples, 
each set belonging to a single symbol. 
Thus the overall degradation of the bit error rate can 
be derived through the following equation [4,9]: 
loss (dB) = 4.34 (1 + 2r)( 1 + F) 
where r is equal to the energy-per-bit to one-side-noise- 
power-density ratio ( E / N , )  and U for high values of the 
signal-to-noise ratio is defined as 
U = 1/a,Z (19) 
with a i  is the variance of the phase error. The phase 
error consists of two contributions that can be considered 
independent of each other, i.e. the error due to the algo- 
rithm (at infinite precision) and the additional error 
introduced by the finite precision implementation. The 
first contribution can be derived from the results reported 
in Reference 8. The errors introduced by the finite arith- 
mctic implementation can be considered as independent, 
identically distributed (IID) random variables, with zero 
mean and variance T Z b e / 3 ,  where b, is the number of bits 
(including sign) used for the finite arithmetic implementa- 
tion of the digital receiver. 
As shown in the Appendix the error e, introduced into 
the carrier phase estimate can be considered to be a 
random variable with zero mean and a variance which is 
overbounded by 
a% = K i  8(L + 1)M2 Zbe/3 (20) 
From eqns. 18 and 20 and from Fig. 4 of Reference 8, the 
finite arithmetic word length be can be determined in 
order to achieve an overall degradation less than or 
equal to a specified value [9, lo]. 
5 System design and performance 
As a particular application, the case of a 10-channels 
FDMAjSCPC system is considered. A QPSK modula- 
tion scheme with a data-rate of R = 2048 kbit/s is used 
for data transmission. Independent carrier phase and 
symbol timing have been assumed for each channel. The 
channel spacing W has been selected in order to achieve 
the lowest implementation complexity of the MCD 
system and to guarantee an integral number of samples 
per symbol. Starting from the previous considerations, W 
has been selected equal to 3R/4, (in particular f, corre- 
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sponds to 3 samples/symbol). Therefore, f. and fd are 
equal to 15R and 1.5R, respectively. 
The demultiplexer design is first presented. The high- 
rate and low-rate lowpass prototypes have been designed 
as FIR linear-phase filters by the equiripple method [I 11. 
These filters have been designed to have a stopband 
attenuation of at least 45 dB and an inband ripple not 
greater than 0.02 dB. These requirements result in the 
number of filter coefficients being equal to 47 and 23 for 
the high-rate lowpass prototype and low-rate lowpass 
prototype, respectively. FIR linear-phase filters have been 
chosen to avoid phase-distortion and because they are 
suitable for the implementation of the sampling- 
frequency reduction process [Z]. If a pulse-shaping filter 
is required it can be integrated, as outlined in Section 2, 
in the low-rate filters Gi(fz), thereby decreasing the 
overall implementation complexity of the MCD. As an 
example we shall consider the case of a low-rate lowpass 
prototype designed to integrate a pulse-shaping filter 
with a 40% rolloff factor [3] shared equally between the 
transmitted and the receiver. This filter has been designed 
as a FIR linear-phase filter by using a modified version of 
the Parks-McClellan program [ll]. The required 
number of filter coefficients is equal to 3 1 (instead of 23). 
The overall number of multiplications required per 
channel and per second can be derived using eqn. 9; it 
amounts to 167.42 Mmultiplications/s/channel with the 
pulse-shaping filter included in the demultiplexer low- 
rate filters G , ( f z ) .  The overall number of multiplications 
required per channel and per second without integrating 
the pulse-shaping filter in the low-rate stage of the demul- 
tiplexer amounts to 142.85 Mmultiplications/s/channel. 
Nevertheless, if the same pulse-shaping filter is used, it 
must be implemented in the demodulator and an addi- 
tional 95.23 Mmultiplications per second per channel are 
required. 
The finite precision design of the demultiplexer for the 
application considered can be carried out following the 
procedure outlined in Section 3. With b, = 8 bits at the 
A/D converter, we obtain a degradation of 0.042dB at 
the input signal-to-noise ratio S J N ,  (= 15.5 dB) that 
guarantees a bit-error-rate of This value has been 
derived from eqn. 16 by considering only the terms SJN, 
and SJN,, i.e. the signal-to-quantisation noise ratio given 
by eqn. 11. The number of bits needed for the finite arith- 
metic implementation of the filter coefficients can be 
derived by computer rounding to meet the filtering spe- 
cifications. 
The other finite arithmetic wordlengths, derived 
according to eqn. 16, are given in Table 1 ; they actually 
Table 1 :  Finite arithmetic MCD design (analytic signal 
method) 
Input signal Demultiplex filter parameters Demodulator 
quantisation 
b o  b, b, b, b, b, b, be 
8 11 11 8 11 11 8 8 
b,  = input signal wordlength 
b, =filter coefficient wordlength 
b, =filter arithmetic wordlength 
b. =filter output wordlength 
b,  = joint carrier and clock recovery wordlength 
introduce a degradation of 0.033 dB, with respect to the 
signal-to-noise ratio at the A/D converter output. 
In Fig. 4 the degradation in decibels in the output 
signal-to-noise ratio introduced by a infinite arithmetic 
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tion of the demultiplexer 
N, = 10, R = 2048 Kbit/s 
Performance degradation due to afinite precision implementa- 
derived by theoretical analysis (analytical results) and 
those obtained by computer simulation (simulation 
results). It should be borne in mind that the analytical 
results have been based on a worst-case analysis. A 
detailed description of the simulation algorithm 
employed is given in Reference 4. The combined carrier 
and clock recovery implementation structure is given 
in Reference 8. The overall numbers of multiplications 
and additions per symbol depend on the number of 
symbols used in the estimator and the number of M = 3 
samples per symbol. We have chosen L = 2 as a good 
tradeoff between implementation complexity and estima- 
tion accuracy. The resulting implementation complexity 
is given in Table 2. 
Table 2: Overall M C D  implementation complexity 
Mmultiplications/s/channel Madditionslslchannel 
Demultiplexer 142.85 420.86 
Demodulator 43.01 28.67 
Overall 185.86 449.53 
The finite precision design of a MAP carrier and 
recovery circuit with integrated ML demodulation can be 
carried out following the procedure reported in Section 4. 
From eqn. 20 a finite arithmetic wordlength b, equal to 8 
bits can be used to implement the combined carrier and 
clock recovery circuit and the integrated ML demodu- 
lator so as to introduce an overall degradation at the 
specified bit-error-rate (lo-') of 0.03 dB. 
The overall degradations due to the MCD implemen- 
tation are given in Table 3, which also shows the 
resulting degradations at different bit-error-rates. From 
Tables 2 and 3 it can be seen that the proposed MCD 
system achieves a good performance together with an 
acceptable implementation complexity and is well suited 
to digital implementation onboard a satellite. 
Table 3: Overall degradation of the bit-error-rate due to  
M C D  implementation 
Bit-error-rate 10-4 1 0 - 6  10-9 
Demultiplexer loss, dB 0.016 0.026 0.042 
Demodulator loss, dB 0.01 1 0.01 8 0.029 
Overall loss, dB 0.027 0.044 0.071 
The demultiplexer has been implemented according to 
the analytic signal approach, which leads to a per- 
channel structure that avoids the use of block processor. 
It has the specific advantage of lowering the necessary 
filter specifications, thus allowing a lower implementation 
complexity to be achieved with respect to other per- 
channel approaches. Further, the analytic signal 
approach is directly matched to the per-channel imple- 
mentation of the demodulators. Therefore a certain 
degree of integration of the demultiplexer and demodu- 
lator functions can be obtained. Indeed, it has been 
shown that the required pulse-shaping filter can be inte- 
grated in the demultiplexer filters, thus lowering the 
overall system complexity. 
Another advantage of the analytic signal approach is 
its high flexibility: in contrast to other methods, where 
some specific application would benefit from unequal 
channel bandwidths, the analytic signal structure can 
vary on demand the bandwidth assigned to each channel 
simply by switching to a suitable new set of demultiplexer 
parameters. 
Coherent demodulation is used to reduce the E / N ,  
value that guarantees the specified bit-error-rate. A MAP 
method is employed to estimate jointly the carrier phase 
and bit timing. An interesting feature is the integration of 
ML demodulation in a combined carrier and clock 
recovery circuit. The MCD design, including the finite 
precision implementation, has been carried out by con- 
sidering the specific application of a QPSK modulation 
scheme with a data-rate equal to 2048 kbit/s. Therefore, 
the proposed MCD system can be adapted to different 
modulation schemes, for example MSK modulation. 
In conclusion, the digital MCD system described in 
this paper represents an appropriate solution for inter- 
facing FDM and TDM links in advanced digital commu- 
nication systems and, in particular, it has been carried 
out with a view to possible implementation by custom or 
semicustom VLSI digital circuits. 
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9 Appendix 
In this Appendix we derive eqn. 20 of Section 4. We 
denote by b, the finite precision wordlength (including 
the sign) used to implement the combined carrier and 
clock recovery circuit. The carrier phase-error signal is 
derived in Reference 8. Taking into account the rounding 
of multiplications to b, bits it can be rewritten as 
a l n f ( r ’ e ’ E ) =  ~ tanh{x,,,  + e i , , } { x i . 2 + e i , 2 }  
86 i = 0  
IEE P R O C E E D I N G S ,  Vol 136. Pt I ,  N o  3, J U N E  1989 
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where the terms xi, j ,  j = 1, 2, 3, 4, denote the correct 
values of the respective quantities (see Reference 8). The 
terms ei, j ,  j = 1, 2, 3, 4, represent the error introduced by 
rounding the multiplications to be bits. These terms can 
be considered as independent, identically distributed 
(IID) random variables with zero mean and variance u2 
given by 
U’ = 8M2-2b’ /3  (22) 
Then, through simple mathematical considerations, we 
can write 
tanh {xi, + e;, = tanh (xi, + ei, ,/cosh (xi. 1) 
for all i (23) 
tanh {xi. + ei, 3}  % tanh {xi, + ei, ,/cosh (xi, 3) 
for all i (24) 
where we have assumed ei. 6 1 for all i and j .  Substitut- 
ing eqns. 23 and 24 into eqn. 21 using the same analytical 
calculation we obtain the error in the estimated carrier 
value due to a finite precision implementation as 
L 
I .  
U:@ = K :  U’ {tdnh2(xi, )
i = O  
+ [x? 21~oshZ(~ i ,  + tanh2(x,, 3) 
+ I$ 41cosh2(x,, s)]) (26) 
Thus it can be noted that eqn. 26 can be upperbounded 
by eqn. 20 according to a worst case hypothesis. 
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